mirror of
https://github.com/YosysHQ/yosys
synced 2025-11-12 00:52:05 +00:00
Although logically two separate steps, these were treated as one for historic reasons. Splitting the two makes it possible to have designs that are only 2× slower than fastest possible (and are without extra delta cycles) that allow probing all public wires. |
||
|---|---|---|
| .. | ||
| cxxrtl.h | ||
| cxxrtl_backend.cc | ||
| cxxrtl_capi.cc | ||
| cxxrtl_capi.h | ||
| cxxrtl_vcd.h | ||
| cxxrtl_vcd_capi.cc | ||
| cxxrtl_vcd_capi.h | ||
| Makefile.inc | ||