yosys/tests/fmt/.gitignore at 54225b5c4252778dc39ad0ef912a6ebaa7d99853 - mirrors/yosys - Libre-Chip.org

mirrors/yosys

mirror of https://github.com/YosysHQ/yosys synced 2025-04-07 18:05:24 +00:00

whitequark c285880684 fmt: add tests for Verilog round trip of format expressions.

2023-08-11 04:46:52 +02:00

4 lines

25 B

Plaintext

Raw Blame History

	`*.log`
	`iverilog-*`
	`yosys-*`