mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-06 01:24:10 +00:00
536ae16c3a
meaningful info on the error. Also add 13 compilation examples that triggers each of these messages.
8 lines
72 B
Verilog
8 lines
72 B
Verilog
interface iface;
|
|
endinterface
|
|
|
|
module a (
|
|
iface x = 1'b0
|
|
);
|
|
endmodule
|