mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-06 01:24:10 +00:00
536ae16c3a
meaningful info on the error. Also add 13 compilation examples that triggers each of these messages.
4 lines
48 B
Verilog
4 lines
48 B
Verilog
module a;
|
|
parameter integer real x=0;
|
|
endmodule
|