mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-06 01:24:10 +00:00
536ae16c3a
meaningful info on the error. Also add 13 compilation examples that triggers each of these messages.
7 lines
56 B
Verilog
7 lines
56 B
Verilog
module a;
|
|
initial
|
|
begin : label1
|
|
end: label2
|
|
endmodule
|
|
|