yosys/tests/sat/initval.ys at 51ffb093b5beeb5e2c687d2bf34b13d246f3fc7d - mirrors/yosys - Libre-Chip.org

mirrors/yosys

mirror of https://github.com/YosysHQ/yosys synced 2025-04-11 03:33:36 +00:00

Eddie Hung 51ffb093b5 In sat: 'x' in init attr should not override constant

2019-08-22 16:43:08 -07:00

5 lines

61 B

Plaintext

Raw Blame History

 read_verilog -sv initval.v
 proc;
 sat -seq 10 -prove-asserts