mirror of
https://github.com/YosysHQ/yosys
synced 2026-06-26 10:38:47 +00:00
21 lines
563 B
Verilog
21 lines
563 B
Verilog
module MISTRAL_IB((* iopad_external_pin *) input PAD, output O);
|
|
assign O = PAD;
|
|
endmodule
|
|
|
|
module MISTRAL_OB((* iopad_external_pin *) output PAD, input I);
|
|
assign PAD = I;
|
|
endmodule
|
|
|
|
module MISTRAL_IO((* iopad_external_pin *) inout PAD, input I, input OE, output O);
|
|
assign PAD = OE ? I : 1'bz;
|
|
assign O = PAD;
|
|
endmodule
|
|
|
|
// Eventually, we should support clock enables and model them here too.
|
|
// For now, CLKENA is used as a basic entry point to global routing.
|
|
module MISTRAL_CLKBUF (
|
|
input A,
|
|
(* clkbuf_driver *) output Q
|
|
);
|
|
assign Q = A;
|
|
endmodule
|