yosys/tests/simple/module_scope_case.v at 50be8fd0c23856be7afa28527fe4f30dcc975c87 - mirrors/yosys - Libre-Chip.org

mirrors/yosys

mirror of https://github.com/YosysHQ/yosys synced 2025-11-03 21:09:12 +00:00

Zachary Snow 2e697f5655 verilog: check for module scope identifiers during width detection

The recent fix for case expression width detection causes the width of
the expressions to be queried before they are simplified. Because the
logic supporting module scope identifiers only existed in simplify,
looking them up would fail during width detection. This moves the logic
to a common helper used in both simplify() and detectSignWidthWorker().

2021-06-08 15:03:16 -04:00

11 lines

135 B

Verilog

Raw Blame History

 module top(
 	input wire x,
 	output reg y
 );
 	always @* begin
 		case (top.x)
 : top.y = 0;
 : top.y = 1;
 		endcase
 	end
 endmodule