mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-12 12:08:19 +00:00
15 lines
188 B
Verilog
15 lines
188 B
Verilog
module always_full_tb;
|
|
|
|
reg clk = 0;
|
|
wire fin;
|
|
|
|
always_full uut (.clk(clk), .fin(fin));
|
|
|
|
always begin
|
|
#1 clk <= ~clk;
|
|
|
|
if (fin) $finish;
|
|
end
|
|
|
|
endmodule
|