3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-07-31 19:34:01 +00:00
yosys/techlibs
2021-03-08 20:16:29 +01:00
..
achronix
anlogic
common memory_dff: Remove now-useless write port handling. 2021-03-08 20:16:29 +01:00
coolrunner2
easic
ecp5
efinix
gowin add -noalu and -json option for apicula 2020-11-30 11:43:12 +01:00
greenpak4
ice40 verilog: significant block scoping improvements 2021-01-31 09:42:09 -05:00
intel Fix duplicated parameter name typo 2020-11-18 10:03:57 +01:00
intel_alm intel_alm: better map wide but shallow multiplies 2020-08-28 23:44:16 +02:00
machxo2 machxo2: Switch to LUT4 sim model which propagates less undefined/don't care values. 2021-02-23 17:39:58 +01:00
nexus nexus: Add MULTADDSUB9X9WIDE sim model 2020-12-08 15:49:20 +00:00
sf2
xilinx verilog: significant block scoping improvements 2021-01-31 09:42:09 -05:00
.gitignore