mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-07 09:55:20 +00:00
4 lines
115 B
Verilog
4 lines
115 B
Verilog
module test(input [4:0] a, b, c, output [4:0] y);
|
|
assign y = ((a+b) ^ (a-c)) - ((a*b) + (a*c) - (b*c));
|
|
endmodule
|