mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-05 17:14:08 +00:00
31 lines
575 B
Verilog
31 lines
575 B
Verilog
(* techmap_celltype = "$adff" *)
|
|
module adff2dff (CLK, ARST, D, Q);
|
|
parameter WIDTH = 1;
|
|
parameter CLK_POLARITY = 1;
|
|
parameter ARST_POLARITY = 1;
|
|
parameter ARST_VALUE = 0;
|
|
|
|
input CLK, ARST;
|
|
(* force_downto *)
|
|
input [WIDTH-1:0] D;
|
|
(* force_downto *)
|
|
output reg [WIDTH-1:0] Q;
|
|
(* force_downto *)
|
|
reg [WIDTH-1:0] NEXT_Q;
|
|
|
|
wire [1023:0] _TECHMAP_DO_ = "proc;;";
|
|
|
|
always @*
|
|
if (ARST == ARST_POLARITY)
|
|
NEXT_Q <= ARST_VALUE;
|
|
else
|
|
NEXT_Q <= D;
|
|
|
|
if (CLK_POLARITY)
|
|
always @(posedge CLK)
|
|
Q <= NEXT_Q;
|
|
else
|
|
always @(negedge CLK)
|
|
Q <= NEXT_Q;
|
|
endmodule
|