3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-05-07 07:45:47 +00:00
yosys/passes
2020-07-15 06:19:18 +02:00
..
cmds
equiv
fsm
hierarchy
memory
opt opt_merge: Dedup one more use of FF cell type list. 2020-07-15 06:19:18 +02:00
pmgen
proc proc_dlatch: Remove init values for combinatorial processes. 2020-07-12 18:50:30 +02:00
sat clk2fflogic: Consistently treat async control signals as negative hold. 2020-07-09 18:12:47 +02:00
techmap dfflegalize: Gather init values from all wires. 2020-07-12 17:39:13 +02:00
tests Merge pull request #2201 from YosysHQ/fix_test_cell_ilang 2020-06-30 17:11:13 +02:00