3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-01-26 20:08:44 +00:00
yosys/backends
Eddie Hung 14c03861b6
Merge pull request #1304 from YosysHQ/eddie/abc9_refactor
Refactor abc9 to use port attributes, not module attributes
2019-08-20 11:59:31 -07:00
..
aiger Merge pull request #1304 from YosysHQ/eddie/abc9_refactor 2019-08-20 11:59:31 -07:00
blif
btor
edif
firrtl
ilang
intersynth substr() -> compare() 2019-08-07 12:20:08 -07:00
json
protobuf
simplec
smt2
smv
spice
table
verilog