This website requires JavaScript.
Explore
Help
Register
Sign In
mirrors
/
yosys
Watch
3
Star
0
Fork
You've already forked yosys
0
mirror of
https://github.com/YosysHQ/yosys
synced
2025-04-07 01:54:10 +00:00
Code
Activity
4c733301e6
yosys
/
passes
History
Clifford Wolf
4c733301e6
Fixed cstr_buf for std::string with small string optimization
2015-06-11 13:39:49 +02:00
..
cmds
Fixed cstr_buf for std::string with small string optimization
2015-06-11 13:39:49 +02:00
equiv
Replaced ezDefaultSAT with ezSatPtr
2015-02-21 12:15:41 +01:00
fsm
Added $eq/$neq -> $logic_not/$reduce_bool optimization
2015-04-29 07:28:15 +02:00
hierarchy
Added "dffinit", Support for initialized Xilinx DFF
2015-04-04 19:00:15 +02:00
memory
Merge clock inverters in memory_dff
2015-06-09 07:25:12 +02:00
opt
Added opt_share -share_all
2015-05-31 14:24:34 +02:00
proc
Minor fixes in handling of "init" attribute
2015-04-09 15:12:26 +02:00
sat
don't consider blackbox modules in "sat" command
2015-04-18 09:29:03 +02:00
techmap
AigMaker refactoring
2015-06-10 23:00:12 +02:00
tests
Renamed "aig" to "aigmap"
2015-06-10 07:24:26 +02:00