mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-06 17:44:09 +00:00
4bee908ae8
* enable mixed read-width / write-width ports in SDP mode * fix NO_CHANGE and WRITE_THROUGH behavior during read access * remove redundant zero-initialization * set A/B_WE bit during map (gatemate_bramopt pass could be removed later) * differentiate "upper" and "lower" initialization for cascade mode |
||
|---|---|---|
| .. | ||
| arith_map.v | ||
| brams.txt | ||
| brams_init_20.vh | ||
| brams_init_40.vh | ||
| brams_map.v | ||
| cells_bb.v | ||
| cells_sim.v | ||
| gatemate_bramopt.cc | ||
| iob_map.v | ||
| lut_map.v | ||
| Makefile.inc | ||
| mul_map.v | ||
| mux_map.v | ||
| reg_map.v | ||
| synth_gatemate.cc | ||