mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-27 02:45:52 +00:00
7 lines
148 B
Verilog
7 lines
148 B
Verilog
module test(input in, output out);
|
|
//intermediate buffers should be removed
|
|
wire w1, w2;
|
|
assign w1 = in;
|
|
assign w2 = w1;
|
|
assign out = w2;
|
|
endmodule
|