mirror of
https://github.com/YosysHQ/yosys
synced 2026-03-23 04:49:15 +00:00
6 lines
99 B
Verilog
6 lines
99 B
Verilog
module sim_add4(
|
|
input [7:0] a, b, c, d,
|
|
output [7:0] y
|
|
);
|
|
assign y = a + b + c + d;
|
|
endmodule
|