mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-07 09:55:20 +00:00
Code Activity
yosys/backends/cxxrtl
History
whitequark 4aa0f450f5 cxxrtl: use one delta cycle for immediately converging netlists. 
If it is statically known that eval() will converge in one delta
cycle (that is, the second commit() will always return `false`)
because the design contains no feedback or buffered wires, then
there is no need to run the second delta cycle at all.

After this commit, the case where eval() always converges immediately
is detected and the second delta cycle is omitted. As a result,
Minerva SRAM SoC runs ~25% faster.
2020-04-21 16:14:45 +00:00
..
cxxrtl.cc cxxrtl: use one delta cycle for immediately converging netlists. 2020-04-21 16:14:45 +00:00
cxxrtl.h cxxrtl: use one delta cycle for immediately converging netlists. 2020-04-21 16:14:45 +00:00
Makefile.inc write_cxxrtl: new backend. 2020-04-09 04:08:36 +00:00