mirror of
https://github.com/YosysHQ/yosys
synced 2025-07-23 20:58:55 +00:00
3 lines
74 B
Verilog
3 lines
74 B
Verilog
module cmos_demo(input a, b, output [1:0] y);
|
|
assign y = a + b;
|
|
endmodule
|