3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-06-26 10:38:47 +00:00
yosys/techlibs/microchip
Miodrag Milanovic 48a3dcc02a End of file fix
2026-06-23 07:23:41 +02:00
..
arith_map.v End of file fix 2026-06-23 07:23:41 +02:00
brams_defs.vh End of file fix 2026-06-23 07:23:41 +02:00
cells_map.v End of file fix 2026-06-23 07:23:41 +02:00
cells_sim.v End of file fix 2026-06-23 07:23:41 +02:00
CMakeLists.txt Migrate build system to CMake 2026-06-03 08:58:10 +00:00
LSRAM.txt changes made to filenames + references 2024-07-04 08:53:41 -07:00
LSRAM_map.v changes made to filenames + references 2024-07-04 08:53:41 -07:00
microchip_dffopt.cc Refactored uses of log_id() 2026-05-08 20:59:24 -07:00
microchip_dsp.cc Remove pmgen related users of log_id 2026-05-14 17:28:10 +02:00
microchip_dsp.pmg microchip: fix IdString memory leak 2025-11-13 14:10:52 +01:00
microchip_dsp_cascade.pmg End of file fix 2026-06-23 07:23:41 +02:00
microchip_dsp_CREG.pmg pmgen: Move passes out of pmgen folder 2025-01-31 15:18:28 +13:00
polarfire_dsp_map.v changes made to filenames + references 2024-07-04 08:53:41 -07:00
synth_microchip.cc Add check before flatten in synth_*. 2026-05-05 14:06:58 +02:00
uSRAM.txt changes made to filenames + references 2024-07-04 08:53:41 -07:00
uSRAM_map.v End of file fix 2026-06-23 07:23:41 +02:00