This website requires JavaScript.
Explore
Help
Register
Sign in
mirrors
/
yosys
Watch
3
Star
0
Fork
You've already forked yosys
0
mirror of
https://github.com/YosysHQ/yosys
synced
2026-06-26 18:48:51 +00:00
Code
Activity
48a3dcc02a
yosys
/
backends
/
verilog
History
KrystalDelusion
e20a9168fb
Merge pull request
#5971
from YosysHQ/krys/upto_indexing
...
write_verilog: Fix upto indexing for single bit
2026-06-22 23:04:16 +00:00
..
CMakeLists.txt
Migrate build system to CMake
2026-06-03 08:58:10 +00:00
verilog_backend.cc
Merge pull request
#5971
from YosysHQ/krys/upto_indexing
2026-06-22 23:04:16 +00:00
verilog_backend.h
verilog backend: runtime optimization for keyword pool
2026-05-29 17:53:31 +00:00