3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-23 11:37:55 +00:00
yosys/backends
Clifford Wolf d9a2b43014 Add $dlatch support to write_verilog
Signed-off-by: Clifford Wolf <clifford@clifford.at>
2018-04-22 16:03:26 +02:00
..
aiger
blif
btor
edif
firrtl
ilang
intersynth
json
simplec
smt2
smv
spice
table
verilog Add $dlatch support to write_verilog 2018-04-22 16:03:26 +02:00