This website requires JavaScript.
Explore
Help
Register
Sign in
mirrors
/
yosys
Watch
3
Star
0
Fork
You've already forked yosys
0
mirror of
https://github.com/YosysHQ/yosys
synced
2025-08-23 11:37:55 +00:00
Code
Activity
47eb150eec
yosys
/
backends
History
Download ZIP
Download TAR.GZ
Clifford Wolf
d9a2b43014
Add $dlatch support to write_verilog
...
Signed-off-by: Clifford Wolf <clifford@clifford.at>
2018-04-22 16:03:26 +02:00
..
aiger
blif
btor
edif
firrtl
ilang
intersynth
json
simplec
smt2
smv
spice
table
verilog
Add $dlatch support to write_verilog
2018-04-22 16:03:26 +02:00