3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-07 01:54:10 +00:00
yosys/tests/arch
2019-12-21 13:18:44 +01:00
..
anlogic Rename memory tests to lutram, add more xilinx tests 2019-12-12 17:44:37 -08:00
common Merge pull request #1574 from YosysHQ/eddie/xilinx_lutram 2019-12-16 21:48:21 -08:00
ecp5 Rename memory tests to lutram, add more xilinx tests 2019-12-12 17:44:37 -08:00
efinix Rename memory tests to lutram, add more xilinx tests 2019-12-12 17:44:37 -08:00
gowin Rename memory tests to lutram, add more xilinx tests 2019-12-12 17:44:37 -08:00
ice40 Rename memory tests to lutram, add more xilinx tests 2019-12-12 17:44:37 -08:00
xilinx Fix xilinx tests, when iopads are default 2019-12-21 13:18:44 +01:00
run-test.sh Add simcells.v, simlib.v, and some output 2019-06-27 11:13:49 -07:00