mirror of
https://github.com/YosysHQ/yosys
synced 2025-05-29 02:09:12 +00:00
c0063288d6
These can be used to protect undefined flip-flop initialization values from optimizations that are not sound for formal verification and can help mapping all solver-provided values in witness traces for flows that use different backends simultaneously. |
||
|---|---|---|
| .. | ||
| APPNOTE_011_Design_Investigation | ||
| CHAPTER_Eval | ||
| CHAPTER_Prog | ||
| CHAPTER_StateOfTheArt | ||
| PRESENTATION_ExAdv | ||
| PRESENTATION_ExOth | ||
| PRESENTATION_ExSyn | ||
| PRESENTATION_Intro | ||
| PRESENTATION_Prog | ||
| .gitignore | ||
| APPNOTE_010_Verilog_to_BLIF.tex | ||
| APPNOTE_011_Design_Investigation.tex | ||
| APPNOTE_012_Verilog_to_BTOR.tex | ||
| appnotes.sh | ||
| CHAPTER_Appnotes.tex | ||
| CHAPTER_Approach.tex | ||
| CHAPTER_Auxlibs.tex | ||
| CHAPTER_Auxprogs.tex | ||
| CHAPTER_Basics.tex | ||
| CHAPTER_CellLib.tex | ||
| CHAPTER_Eval.tex | ||
| CHAPTER_Intro.tex | ||
| CHAPTER_Optimize.tex | ||
| CHAPTER_Overview.tex | ||
| CHAPTER_Prog.tex | ||
| CHAPTER_StateOfTheArt.tex | ||
| CHAPTER_Techmap.tex | ||
| CHAPTER_TextRtlil.tex | ||
| CHAPTER_Verilog.tex | ||
| clean.sh | ||
| command-reference-manual.tex | ||
| literature.bib | ||
| manual.sh | ||
| manual.tex | ||
| presentation.sh | ||
| presentation.tex | ||
| PRESENTATION_ExAdv.tex | ||
| PRESENTATION_ExOth.tex | ||
| PRESENTATION_ExSyn.tex | ||
| PRESENTATION_Intro.tex | ||
| PRESENTATION_Prog.tex | ||
| weblinks.bib | ||