This website requires JavaScript.
Explore
Help
Register
Sign in
mirrors
/
yosys
Watch
3
Star
0
Fork
You've already forked yosys
0
mirror of
https://github.com/YosysHQ/yosys
synced
2026-08-01 03:44:05 +00:00
Code
Activity
4718e65763
yosys
/
techlibs
History
dh73
4718e65763
Tested and working altsyncarm without init files
2017-10-01 19:59:45 -05:00
..
achronix
Adding Cyclone IV (E, GX), Arria 10, Cyclone V and LPM functions (ALTPLL and M9K); M9K is not finished yet. Achronix Speedster also in this commit. Both Arria10 and Speedster-i are still experimental due complexity, but you can experiment around those devices right now
2017-10-01 11:04:17 -05:00
common
coolrunner2
easic
Add first draft of eASIC back-end
2017-09-29 17:53:43 +02:00
gowin
greenpak4
ice40
Fix synth_ice40 doc regarding -top default
2017-09-29 17:52:57 +02:00
intel
Tested and working altsyncarm without init files
2017-10-01 19:59:45 -05:00
xilinx
.gitignore