3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-07 01:54:10 +00:00
yosys/passes/sat/example.ys
2013-06-07 13:59:13 +02:00

4 lines
66 B
Plaintext

read_verilog example.v
techmap; opt
sat_solve -show a -set y 1'b1