mirror of
https://github.com/YosysHQ/yosys
synced 2026-03-22 20:39:12 +00:00
12 lines
128 B
Verilog
12 lines
128 B
Verilog
|
|
module example(a, y);
|
|
|
|
input [15:0] a;
|
|
output y;
|
|
|
|
wire gt = a > 12345;
|
|
wire lt = a < 12345;
|
|
assign y = !gt && !lt;
|
|
|
|
endmodule
|
|
|