3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-14 21:08:47 +00:00
yosys/backends
Krystine Sherwin 46a311acb2
firrtl: Drop full_selection check
Change `top` pointer default to `nullptr` to avoid issues with `Design->top_module()` only operating on the current selection.

Calls to other passes (`bmuxmap` etc) will only operate on the current selection, and may cause problems when those cells are unprocessed, but this is consistent with the other backends that only operate on the full designs and will hopefully be fixed in another PR soon :)
2025-03-14 14:08:56 +13:00
..
aiger write_xaiger: Detect and error on combinatorial loops 2025-02-14 01:21:39 +02:00
aiger2 abc_new: Fix PI confusion in whitebox model export 2024-12-10 14:27:29 +01:00
blif rtlil: represent Const strings as std::string 2024-10-14 06:28:12 +02:00
btor Merge pull request #4645 from georgerennie/george/btor_undef_array_init 2024-11-11 16:18:57 +01:00
cxxrtl hashlib: redo interface for flexibility 2024-12-18 14:49:25 +01:00
edif Reduce comparisons of size_t and int 2024-11-29 12:53:29 +13:00
firrtl firrtl: Drop full_selection check 2025-03-14 14:08:56 +13:00
functional smtr: Refactor write back into _eval and _initial 2025-02-07 13:58:09 +13:00
intersynth rtlil: represent Const strings as std::string 2024-10-14 06:28:12 +02:00
jny chore: fix master branch refs 2024-03-24 00:41:54 -04:00
json write_json: missing \n in help text. 2025-01-23 05:17:52 +00:00
rtlil Use selection helpers 2025-03-14 14:08:13 +13:00
simplec rtlil: represent Const strings as std::string 2024-10-14 06:28:12 +02:00
smt2 yosys-smtbmc: add cvc5 to help text. 2024-12-25 04:59:02 +00:00
smv Remove references to ilang 2024-11-05 12:36:31 +13:00
spice Ignore $scopeinfo in write_spice 2024-02-06 17:51:29 +01:00
table Fixing old e-mail addresses and deadnames 2021-06-08 00:39:36 +02:00
verilog write_verilog: log_abort on unhandled $check flavor 2025-01-30 14:18:02 +00:00