3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-16 12:30:35 +00:00
yosys/techlibs/ecp5
whitequark 93ef516d91
Merge pull request #1603 from whitequark/ice40-ram_style
ice40/ecp5: add support for both 1364.1 and Synplify/LSE RAM/ROM attributes
2020-04-10 14:51:01 +00:00
..
tests
.gitignore
abc9_map.v
abc9_model.v ecp5: deprecate abc9_{arrival,required} and *.{lut,box} 2020-02-27 10:17:29 -08:00
abc9_unmap.v
arith_map.v
brams.txt ecp5: add support for both 1364.1 and LSE RAM/ROM attributes. 2020-02-06 16:52:51 +00:00
brams_connect.py
brams_init.py
brams_map.v remove unused parameters 2020-03-06 16:45:36 +01:00
cells_bb.v ecp5: Add ECLKBRIDGECS blackbox 2019-10-11 14:50:33 +01:00
cells_ff.vh
cells_io.vh
cells_map.v xilinx/ice40/ecp5: undo permuting LUT masks in lut_map 2020-01-27 13:30:27 -08:00
cells_sim.v ecp5: remove small LUT entries 2020-02-27 10:17:29 -08:00
dsp_map.v
ecp5_ffinit.cc kernel: big fat patch to use more ID::*, otherwise ID(*) 2020-04-02 09:51:32 -07:00
ecp5_gsr.cc kernel: big fat patch to use more ID::*, otherwise ID(*) 2020-04-02 09:51:32 -07:00
latches_map.v
lutrams.txt ecp5: add support for both 1364.1 and LSE RAM/ROM attributes. 2020-02-06 16:52:51 +00:00
lutrams_map.v
Makefile.inc ecp5: deprecate abc9_{arrival,required} and *.{lut,box} 2020-02-27 10:17:29 -08:00
synth_ecp5.cc Merge pull request #1603 from whitequark/ice40-ram_style 2020-04-10 14:51:01 +00:00