3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-05-08 03:15:24 +00:00
yosys/techlibs/xilinx
2019-07-08 23:49:16 -07:00
..
tests
.gitignore
abc_xc7.box Fix $__XILINX_MUXF78 box timing 2019-07-01 14:04:06 -07:00
abc_xc7.lut
abc_xc7_nowide.lut Add _nowide variants of LUT libraries in -nowidelut flows 2019-06-26 10:23:29 -07:00
arith_map.v
brams.txt
brams_bb.v
brams_init.py
brams_map.v
cells_map.v Add one more comment 2019-07-08 23:05:48 -07:00
cells_sim.v Revert "Fix broken MUXFx box, use MUXF7x2 box instead" 2019-07-01 14:01:09 -07:00
cells_xtra.sh
cells_xtra.v
drams.txt
drams_map.v
ff_map.v
lut_map.v
Makefile.inc Merge remote-tracking branch 'origin/master' into xc7mux 2019-06-29 19:39:27 -07:00
mux_map.v
synth_xilinx.cc Do not call opt -mux_undef (part of -full) before muxcover 2019-07-08 23:49:16 -07:00