3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-05 17:14:08 +00:00
yosys/passes/proc
whitequark 44bcb7a187 proc_prune: promote assigns to module connections when legal.
This can pave the way for further transformations by exposing
identities that were previously hidden in a process to any pass that
uses SigMap. Indeed, this commit removes some ad-hoc logic from
proc_init that appears to have been tailored to the output of
genrtlil in favor of using `SigMap.apply()`. (This removal is not
optional, as the ad-hoc logic cannot cope with the result of running
proc_prune; a similar issue was fixed in proc_arst.)
2019-07-09 09:30:58 +00:00
..
Makefile.inc proc_prune: new pass. 2019-07-09 09:30:58 +00:00
proc.cc proc_prune: new pass. 2019-07-09 09:30:58 +00:00
proc_arst.cc proc_prune: promote assigns to module connections when legal. 2019-07-09 09:30:58 +00:00
proc_clean.cc proc_clean: fix critical typo. 2019-01-23 22:08:38 +00:00
proc_dff.cc Consistent use of 'override' for virtual methods in derived classes. 2018-07-20 23:51:06 -07:00
proc_dlatch.cc Consistent use of 'override' for virtual methods in derived classes. 2018-07-20 23:51:06 -07:00
proc_init.cc proc_prune: promote assigns to module connections when legal. 2019-07-09 09:30:58 +00:00
proc_mux.cc Improve proc full_case detection and handling, fixes #931 2019-04-18 15:13:47 +02:00
proc_prune.cc proc_prune: promote assigns to module connections when legal. 2019-07-09 09:30:58 +00:00
proc_rmdead.cc Improve proc full_case detection and handling, fixes #931 2019-04-18 15:13:47 +02:00