mirror of
https://github.com/YosysHQ/yosys
synced 2026-05-23 10:29:44 +00:00
7 lines
109 B
Verilog
7 lines
109 B
Verilog
module undriven_replay (
|
|
input wire in,
|
|
output wire out,
|
|
output wire undrv
|
|
);
|
|
assign out = in;
|
|
endmodule
|