mirror of
				https://github.com/YosysHQ/yosys
				synced 2025-10-31 11:42:30 +00:00 
			
		
		
		
	Covers most of the todo list, at least functionally. Some minor issues with not always using hardware features.
		
			
				
	
	
		
			28 lines
		
	
	
	
		
			381 B
		
	
	
	
		
			Text
		
	
	
	
	
	
			
		
		
	
	
			28 lines
		
	
	
	
		
			381 B
		
	
	
	
		
			Text
		
	
	
	
	
	
| ram distributed \RAM_LUT {
 | |
| 	abits 4;
 | |
| 	width 4;
 | |
| 	ifdef INIT_NONE {
 | |
| 		option "INIT" "NONE" {
 | |
| 			init none;
 | |
| 		}
 | |
| 	} else ifdef INIT_ZERO {
 | |
| 		option "INIT" "ZERO" {
 | |
| 			init zero;
 | |
| 		}
 | |
| 	} else ifdef INIT_NO_UNDEF {
 | |
| 		option "INIT" "NO_UNDEF" {
 | |
| 			init no_undef;
 | |
| 		}
 | |
| 	} else {
 | |
| 		option "INIT" "ANY" {
 | |
| 			init any;
 | |
| 		}
 | |
| 	}
 | |
| 	cost 4;
 | |
| 	port ar "R" {
 | |
| 	}
 | |
| 	port arsw "RW" {
 | |
| 		clock anyedge;
 | |
| 	}
 | |
| }
 | |
| 
 |