mirror of
https://github.com/YosysHQ/yosys
synced 2026-06-26 18:48:51 +00:00
2 lines
75 B
Text
2 lines
75 B
Text
read_verilog simple_assign.v
|
|
sim -r simple_assign.vcd -scope simple_assign
|