3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-07 06:33:24 +00:00
yosys/docs
Gary Wong 9770ece187 Accept (and ignore) SystemVerilog unique/priority if.
Add support to the "read_verilog -sv" parser to validate the
"unique", "unique0", and "priority" keywords in contexts where
they're legal according to 1800-2012 12.4.2.

This affects only the grammar accepted; the behaviour of conditionals
is not changed.  (But accepting this syntax will provide scope for
possible optimisations as future work.)

Three test cases ("unique_if", "unique_if_else", and
"unique_if_else_begin") verify that the keywords are accepted where
legal and rejected where illegal, as described in the final paragraph
of 12.4.2.
2025-05-22 19:28:28 -06:00
..
source Accept (and ignore) SystemVerilog unique/priority if. 2025-05-22 19:28:28 -06:00
tests docs: Fix macro_commands 2024-05-10 09:51:37 +12:00
util Docs: Render cell titles 2024-10-15 07:35:42 +13:00
.gitignore Docs: Preliminary autocellgroup usage 2024-10-15 07:26:04 +13:00
Makefile Makefile: Combine gen_images and gen_examples 2024-10-17 07:12:34 +13:00