3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-11-23 14:11:28 +00:00
yosys/backends/verilog
Robert O'Callahan b870693393 Fix reset_auto_counter_id to correctly detect _NNN_ patterns
This fixes a regression caused by commit c4c389fdd7.
2025-11-17 09:21:59 +00:00
..
Makefile.inc initial import 2013-01-05 11:13:26 +01:00
verilog_backend.cc Fix reset_auto_counter_id to correctly detect _NNN_ patterns 2025-11-17 09:21:59 +00:00
verilog_backend.h rename: add -unescape 2025-06-24 12:33:33 +02:00