3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-28 11:25:53 +00:00
yosys/techlibs/intel_le/common
2020-10-15 23:31:16 +02:00
..
abc9_map.v start implementing support for intel le based logic devices 2020-10-10 19:08:54 +02:00
abc9_model.v start implementing support for intel le based logic devices 2020-10-10 19:08:54 +02:00
abc9_unmap.v start implementing support for intel le based logic devices 2020-10-10 19:08:54 +02:00
arith_le_map.v start modify files to reflect cyclone iv LE - architecture 2020-10-15 23:31:16 +02:00
bram_m9k.txt continue cleanup of files for intel-le handling 2020-10-14 00:56:16 +02:00
bram_m20k.txt start implementing support for intel le based logic devices 2020-10-10 19:08:54 +02:00
bram_m20k_map.v start implementing support for intel le based logic devices 2020-10-10 19:08:54 +02:00
dff_map.v start implementing support for intel le based logic devices 2020-10-10 19:08:54 +02:00
dff_sim.v continue cleanup of files for intel-le handling 2020-10-14 00:56:16 +02:00
dsp_map.v start implementing support for intel le based logic devices 2020-10-10 19:08:54 +02:00
dsp_sim.v start implementing support for intel le based logic devices 2020-10-10 19:08:54 +02:00
le_map.v start implementing support for intel le based logic devices 2020-10-10 19:08:54 +02:00
le_sim.v start modify files to reflect cyclone iv LE - architecture 2020-10-15 23:31:16 +02:00
megafunction_bb.v continue cleanup of files for intel-le handling 2020-10-14 00:56:16 +02:00
mem_sim.v start implementing support for intel le based logic devices 2020-10-10 19:08:54 +02:00
quartus_rename.v continue cleanup of files for intel-le handling 2020-10-14 00:56:16 +02:00