mirror of
https://github.com/YosysHQ/yosys
synced 2026-07-22 15:15:51 +00:00
7 lines
156 B
Text
7 lines
156 B
Text
read_verilog -sv -mem2reg mem_bounds.sv
|
|
proc
|
|
flatten
|
|
opt -full
|
|
select -module top
|
|
async2sync
|
|
sat -verify -tempinduct -prove-asserts -show-all -enable_undef
|