mirror of
https://github.com/YosysHQ/yosys
synced 2025-11-03 21:09:12 +00:00
15 lines
203 B
Text
15 lines
203 B
Text
read_verilog <<EOT
|
|
module top(
|
|
input wire shift,
|
|
input wire [4:0] data,
|
|
output wire out
|
|
);
|
|
|
|
wire [1:0] shift2 = shift - 1'b1;
|
|
|
|
assign out = data >> shift2;
|
|
endmodule
|
|
|
|
EOT
|
|
|
|
equiv_opt -assert peepopt
|