mirror of
				https://github.com/YosysHQ/yosys
				synced 2025-10-31 19:52:31 +00:00 
			
		
		
		
	* When used with -tempinduct mode, -seq <N> causes assertions to be ignored in the first N steps. While this has uses for reset modelling, for these test cases it is unnecessary and could lead to failures slipping through uncaught
		
			
				
	
	
		
			8 lines
		
	
	
	
		
			142 B
		
	
	
	
		
			Text
		
	
	
	
	
	
			
		
		
	
	
			8 lines
		
	
	
	
		
			142 B
		
	
	
	
		
			Text
		
	
	
	
	
	
| read_verilog -sv countbits.sv
 | |
| hierarchy
 | |
| proc
 | |
| flatten
 | |
| opt -full
 | |
| select -module top
 | |
| async2sync
 | |
| sat -verify -tempinduct -prove-asserts -show-all
 |