yosys/tests/fmt/.gitignore at 3f60a2cc67a27db7592e6029f5acdda6749f6ed4 - mirrors/yosys - Libre-Chip.org

mirrors/yosys

mirror of https://github.com/YosysHQ/yosys synced 2026-03-02 19:56:57 +00:00

whitequark c285880684 fmt: add tests for Verilog round trip of format expressions.

2023-08-11 04:46:52 +02:00

3 lines

25 B

Text

Raw Blame History

	`*.log`
	`iverilog-*`
	`yosys-*`