mirror of
https://github.com/YosysHQ/yosys
synced 2026-06-27 11:08:48 +00:00
27 lines
380 B
Text
27 lines
380 B
Text
ram distributed \RAM_LUT {
|
|
abits 4;
|
|
width 4;
|
|
ifdef INIT_NONE {
|
|
option "INIT" "NONE" {
|
|
init none;
|
|
}
|
|
} else ifdef INIT_ZERO {
|
|
option "INIT" "ZERO" {
|
|
init zero;
|
|
}
|
|
} else ifdef INIT_NO_UNDEF {
|
|
option "INIT" "NO_UNDEF" {
|
|
init no_undef;
|
|
}
|
|
} else {
|
|
option "INIT" "ANY" {
|
|
init any;
|
|
}
|
|
}
|
|
cost 4;
|
|
port ar "R" {
|
|
}
|
|
port arsw "RW" {
|
|
clock anyedge;
|
|
}
|
|
}
|