3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-10 03:07:14 +00:00
yosys/tests/arch
whitequark 3f4460a186 ice40: match memory inference attribute values case insensitive.
LSE/Synplify use case insensitive matching.
2020-02-06 14:58:20 +00:00
..
anlogic Call equiv_opt with -multiclock and -assert 2019-12-31 18:39:32 -08:00
common ice40: add support for both 1364.1 and LSE RAM/ROM attributes. 2020-02-06 14:58:20 +00:00
ecp5 Merge remote-tracking branch 'origin/master' into eddie/shiftx2mux 2020-02-05 10:47:31 -08:00
efinix Merge remote-tracking branch 'origin/master' into eddie/shiftx2mux 2020-02-05 10:47:31 -08:00
gowin Add opt_lut_ins pass. (#1673) 2020-02-03 14:57:17 +01:00
ice40 ice40: match memory inference attribute values case insensitive. 2020-02-06 14:58:20 +00:00
xilinx abc9_ops: -reintegrate to use derived_type for box_ports 2020-02-05 14:46:48 -08:00
run-test.sh Add simcells.v, simlib.v, and some output 2019-06-27 11:13:49 -07:00