This website requires JavaScript.
Explore
Help
Register
Sign In
mirrors
/
yosys
Watch
3
Star
0
Fork
You've already forked yosys
0
mirror of
https://github.com/YosysHQ/yosys
synced
2025-04-18 22:59:03 +00:00
Code
Activity
3ee33cbdaf
yosys
/
techlibs
History
Clifford Wolf
1afe6589df
Renamed stdcells_sim.v to simcells.v and fixed blackbox.v
2013-11-24 20:44:00 +01:00
..
cmos
Updated abc
2013-11-21 22:39:10 +01:00
common
Renamed stdcells_sim.v to simcells.v and fixed blackbox.v
2013-11-24 20:44:00 +01:00
xilinx
Added "techmap -share_map" option
2013-11-24 19:50:25 +01:00
.gitignore
added .gitignore files
2013-01-05 11:19:11 +01:00