mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-14 12:58:45 +00:00
6 lines
79 B
Verilog
6 lines
79 B
Verilog
module test(input [15:0] in, output [15:0] out);
|
|
|
|
assign out = -in;
|
|
|
|
endmodule
|