mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-14 12:58:45 +00:00
8 lines
100 B
Verilog
8 lines
100 B
Verilog
module test(in, out);
|
|
|
|
input wire in;
|
|
output out;
|
|
assign out = (in+in);
|
|
assign out = 74;
|
|
endmodule
|