This website requires JavaScript.
Explore
Help
Register
Sign in
mirrors
/
yosys
Watch
3
Star
0
Fork
You've already forked yosys
0
mirror of
https://github.com/YosysHQ/yosys
synced
2025-12-04 11:06:46 +00:00
Code
Activity
3e76e3a6fa
yosys
/
frontends
History
Clifford Wolf
b894187cf6
Merge pull request
#1060
from antmicro/parsing_attr_on_port_conn
...
Added support for parsing attributes on port connections.
2019-06-06 12:34:05 +02:00
..
aiger
Rename label
2019-05-21 18:20:31 -07:00
ast
Merge branch 'master' into wandwor
2019-05-27 19:07:46 +02:00
blif
ilang
Make the generated *.tab.hh include all the headers needed to define the union.
2019-05-14 21:07:26 -07:00
json
liberty
verific
Only support Symbiotic EDA flavored Verific
2019-06-02 10:14:50 +02:00
verilog
Fixed memory leak.
2019-06-05 10:42:43 +02:00