3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-30 18:08:48 +00:00
yosys/techlibs/intel_alm/common
2022-03-09 20:18:06 +00:00
..
abc9_map.v
abc9_model.v
abc9_unmap.v
alm_map.v
alm_sim.v intel_alm: preliminary Arria V support 2021-11-25 17:20:36 +01:00
arith_alm_map.v intel_alm: Fix illegal carry chains 2021-05-15 22:37:06 +01:00
bram_m10k.txt intel_alm: M10K write-enable is negative-true 2022-03-09 20:18:06 +00:00
bram_m10k_map.v intel_alm: M10K write-enable is negative-true 2022-03-09 20:18:06 +00:00
bram_m20k.txt
bram_m20k_map.v Fix files with CRLF line endings 2021-06-09 12:16:33 +02:00
dff_map.v
dff_sim.v intel_alm: preliminary Arria V support 2021-11-25 17:20:36 +01:00
dsp_map.v
dsp_sim.v intel_alm: preliminary Arria V support 2021-11-25 17:20:36 +01:00
lutram_mlab.txt
megafunction_bb.v CycloneV: Add (passthrough) support for cyclonev_oscillator 2021-10-17 20:00:03 +02:00
mem_sim.v intel_alm: M10K write-enable is negative-true 2022-03-09 20:18:06 +00:00
misc_sim.v
quartus_rename.v intel_alm: M10K write-enable is negative-true 2022-03-09 20:18:06 +00:00