3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-28 03:15:50 +00:00
yosys/techlibs
KrystalDelusion 2d6255175e
Merge pull request #5057 from secworks/blocking_assignment_greenpak4_cells_sim_digital
Change to use blocking assignments in non-clocked processes.
2025-04-26 11:15:10 +12:00
..
achronix
anlogic
common Make all vector-size related integer params in $print sim model signed 2025-03-25 13:08:49 +00:00
coolrunner2
easic
ecp5 Changing non clocked alway assignment to blocking. 2025-04-23 16:59:53 +02:00
efinix
fabulous
gatemate Merge pull request #5039 from YosysHQ/gatemate_bram 2025-04-25 09:53:43 +02:00
gowin Gowin. Remove unnecessary modules 2025-03-28 06:34:26 +10:00
greenpak4 Change to use blocking assignments in non-clocked processes. 2025-04-23 17:21:32 +02:00
ice40 ice40_dsp: add unextend_unsigned function 2025-04-11 19:41:35 +03:00
intel
intel_alm
lattice
microchip pmgen: Move passes out of pmgen folder 2025-01-31 15:18:28 +13:00
nanoxplore Cleanup of synth_nanoxplore pass 2024-09-03 10:15:50 +02:00
nexus
quicklogic create duplicate IOFFs if multiple output ports are connected to the same register 2025-01-31 11:28:57 +01:00
sf2
xilinx Clearer diff for the all-x corner case 2025-04-07 07:55:30 +02:00
.gitignore pmgen: Move passes out of pmgen folder 2025-01-31 15:18:28 +13:00